| 9515880 |
Integrated circuits with clock selection circuitry |
Ramanand Venkata, Henry Y. Lui, Victor Maruri, David W. Mendel |
2016-12-06 |
| 7990786 |
Read-leveling implementations for DDR3 applications on an FPGA |
Michael H. M. Chu, Joseph Huang, Chiakang Sung, Yan Chong, Philip Clarke +1 more |
2011-08-02 |
| 7990783 |
Postamble timing for DDR memories |
Philip Clarke, Yan Chong, Joseph Huang, Michael H. M. Chu |
2011-08-02 |
| 7983094 |
PVT compensated auto-calibration scheme for DDR3 |
Manoj B. Roge, Philip Clarke, Joseph Huang, Michael H. M. Chu, Yan Chong |
2011-07-19 |
| 7928770 |
I/O block for high performance memory interfaces |
Philip Clarke, Joseph Huang, Yan Chong, Michael H. M. Chu, Manoj B. Roge |
2011-04-19 |
| 7876630 |
Postamble timing for DDR memories |
Philip Clarke, Yan Chong, Joseph Huang, Michael H. M. Chu |
2011-01-25 |
| 7593273 |
Read-leveling implementations for DDR3 applications on an FPGA |
Michael H. M. Chu, Joseph Huang, Chiakang Sung, Yan Chong, Philip Clarke +1 more |
2009-09-22 |
| 7589556 |
Dynamic control of memory interface timing |
Johnson Tan, Philip Clarke, Yan Chong, Joseph Huang, Michael H. M. Chu +1 more |
2009-09-15 |
| 7590008 |
PVT compensated auto-calibration scheme for DDR3 |
Manoj B. Roge, Philip Clarke, Joseph Huang, Michael H. M. Chu, Yan Chong |
2009-09-15 |
| 7249222 |
Prefetching data based on predetermined criteria |
Andrew Draper |
2007-07-24 |
| 6828822 |
Apparatus and methods for shared memory interfaces in programmable logic devices |
Andrew Draper, Kulwinder Dhanoa |
2004-12-07 |