Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read-leveling implementations for DDR3 applications on an FPGA

Read-leveling implementations for DDR3 applications on an FPGA

US Patent 7593273 · Granted Sep 22, 2009

Estimated economic value: $8,877,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for providing one or more services using an augmented reality 2023
Dual key ring2019
Press control key ring2019
Variation immune on-die voltage droop detector2018
Self-referenced on-die voltage droop detector2018
Plating method for printed layer2018
Flash drive structure2018
Clip type flash drive2017
Hanging hook flash drive2017
Flash drive2017
USB flash drive2017
Hanging clip flash drive2017