{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Brewer Science", "item": "https://www.patentleaderboard.com/company/brewer-science"}, {"@type": "ListItem", "position": 3, "name": "Brian Smith", "item": "https://www.patentleaderboard.com/inventor/fl:br_ln:smith-47"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
BS

Brian Smith — 7 Patents

BSBrewer Science: 2 patents #60 of 171Top 40%
Plano, TX: #1,000 of 4,842 inventorsTop 25%
Texas: #21,608 of 125,132 inventorsTop 20%
Overall (All Time): #680,018 of 4,157,543Top 20%
7 Patents All Time
Brian Smith has been granted 7 US patents while listed as an inventor at Brewer Science. The first was granted in 2004 and the most recent in May 2017. Brian Smith ranks #680,018 of 4,157,543 US inventors in our database (top 16.4%). Patent records list Brian Smith in Plano, TX, US.

Patents per Year

Patents granted per year, 2004 to 2017Bar chart with a peak of 3 patents in 2007.peak 32004: 1 patents20042007: 3 patents20072008: 1 patents20082014: 1 patents20142017: 1 patents2017

Issued Patents All Time

Showing 1–7 of 7 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
9640396 Spin-on spacer materials for double- and triple-patterning lithography Qin Lin, Rama Puligadda, James Claypool, Douglas J. Guerrero 2017-05-02
8877430 Methods of producing structures using a developer-soluble layer with multilayer technology Carlton Ashley Washburn, James E. Lamb, III, Justin Lee Furse, Heping Wang 2014-11-04
7320927 In situ hardmask pullback using an in situ plasma resist trim process Juanita DeLoach 2008-01-22 $17,897,000
7300883 Method for patterning sub-lithographic features in semiconductor manufacturing Francis G. Celii, James Walter Blatchford, Robert J. Kraft 2007-11-27 $14,974,000
7244654 Drive current improvement from recessed SiGe incorporation close to gate PR Chidambaram, Douglas T. Grider, Haowen Bu, Lindsey Hall 2007-07-17 $19,573,000
7199011 Method to reduce transistor gate to source/drain overlap capacitance by incorporation of carbon Majid Mansoori, Alwin Tsao, Antonio Luis Pacheco Rotondaro 2007-04-03 $7,574,000
6808942 Method for controlling a critical dimension (CD) in an etch process Nital S. Patel, Jeffrey Stephan Hodges, Dale R. Burrows, Yu-Lun Lin 2004-10-26 $27,041,000