Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test structure for determining optimal seed and liner layer thicknesses for dual damascene processing

Test structure for determining optimal seed and liner layer thicknesses for dual damascene processing

US Patent 7671362 · Granted Mar 2, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Local interconnects having different material compositions2025
Layered bottom electrode dielectric for embedded MRAM2025
Recessed local interconnect semiconductor memory device2025
Systems and methods for circuit design dependent programmable maximum junction t2025
FinFET devices2025
Modified top electrode contact for MRAM embedding in advanced logic nodes2025
Structure and method to improve FAV RIE process margin and electromigration2024
Confined bridge cell phase change memory2024
Dielectric fill for tight pitch MRAM pillar array2024
High-density memory devices using oxide gap fill2024
Phase change memory cell spacer2024
Optimizating semiconductor binning by feed-forward process adjustment2024