Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming robust solder interconnect structures by reducing effects of seed layer underetching

Method for forming robust solder interconnect structures by reducing effects of seed layer underetching

US Patent 6995084 · Granted Feb 7, 2006

Estimated economic value: $5,045,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photonics chip patterning with multiple photoresist layers2025
Actuator apparatus with light actuated position sensor and secure position verif2025
Bonding structure using two oxide layers with different stress levels, and relat2025
Self aligned pattern formation post spacer etchback in tight pitch configuration2024
Actuator apparatus with light actuated position sensor and secure position verif2024
Self aligned pattern formation post spacer etchback in tight pitch configuration2023
Multi-layered substrates of semiconductor devices2022
Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2021
Interconnect structure2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Self aligned pattern formation post spacer etchback in tight pitch configuration2021