Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multilayer pillar for reduced stress interconnect and method of making same

Multilayer pillar for reduced stress interconnect and method of making same

US Patent 11094657 · Granted Aug 17, 2021

Estimated economic value: $3,119,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating moisture-driven degradation of features designed to prevent structura2023
Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Mitigating moisture-driven degradation of features designed to prevent structura2021
Flat laminate, symmetrical test structures and method of use to gauge white bump2020
Multi terminal capacitor within input output path of semiconductor package inter2020