Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture and processes to enable high capacity memory packages through memory die stacking

Architecture and processes to enable high capacity memory packages through memory die stacking

US Patent 11456281 · Granted Sep 27, 2022

Estimated economic value: $23,391,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible die to floor planning with bump pitch scale through glass core via pitc2025
Centrifugal fan, neck fan, and vortex shell assembly2025
Centrifugal fan, neck fan, and vortex shell assembly2025
Neck fan2025
Ground via clustering for crosstalk mitigation2025
Ground via clustering for crosstalk mitigation2025
Disaggregated die with input/output (I/O) tiles2025
Heterogenous socket contact for electrical and mechanical performance scaling in2025
Device and method for improved fiducial marker detection2025
Pitch translation architecture for semiconductor package including embedded inte2025
Integrated circuit package with flipped high bandwidth memory device2025
Glass substrates having signal shielding for use with semiconductor packages and2025