Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus of package enabled ESD protection

Method and apparatus of package enabled ESD protection

US Patent 11043484 · Granted Jun 22, 2021

Estimated economic value: $31,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coupled loop and void structure integrated in a redistribution layer of a chip p2025
Frame for coupling of a thermal management device to a printed circuit board2025
Heat spreader for a semiconductor package2025
Chip package with near-die integrated passive device2024
Chip package with near-die integrated passive device2024
Micro device with adaptable thermal management device2024
Fanout integration for stacked silicon package assembly2024
Forming and/or configuring stacked dies2024
Integrated circuit package with voltage droop mitigation2024
Heterogeneous integration module comprising thermal management apparatus2023
In-package passive inductive element for reflection mitigation2023
Core cavity noise isolation structure for use in chip packages2023