Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
MB

Max John Batley — 15 Patents

NVIDIA: 13 patents #521 of 7,811Top 7%
Apple: 2 patents #9,294 of 18,612Top 50%
Cottenham, GB: #4 of 23 inventorsTop 20%
Overall (All Time): #307,048 of 4,157,543Top 8%
15 Patents All Time
Max John Batley has been granted 15 US patents while listed as an inventor at NVIDIA. The first was granted in 2015 and the most recent in March 2024. Max John Batley ranks #307,048 of 4,157,543 US inventors in our database (top 7.4%). Patent records list Max John Batley in Cottenham, GB.

Issued Patents All Time

Showing 1–15 of 15 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
11941742 Tiled processor communication fabric Adam Smith, Sergio V. Tota, Christopher G. Martin, Yoong Chert Foo, Terence M. Potter 2024-03-26 $155,925,000
11847489 United states graphics processor techniques with split between workload distribution control data on shared control bus and corresponding graphics data on memory interfaces Jonathan Redshaw, Ji Rao, Ali Rabbani Rankouhi 2023-12-19 $278,263,000
11579879 Processing pipeline with first and second processing modes having different performance or energy consumption characteristics Simon John Craske, Ian Michael Caulfield, Peter Richard Greenhalgh, Allan John Skillman, Antony John Penton 2023-02-14
11074080 Apparatus and branch prediction circuitry having first and second branch prediction schemes, and method Peter Richard Greenhalgh, Simon John Craske, Ian Michael Caulfield, Allan John Skillman, Antony John Penton 2021-07-27
10877901 Method and apparatus for utilizing proxy identifiers for merging of store operations Richard Bryant, Kim Schuttenberg, Lilian Atieno Hutchins, Thomas Edward Roberts, Alex James Waugh 2020-12-29
10705587 Mode switching in dependence upon a number of active threads Peter Richard Greenhalgh, Simon John Craske, Ian Michael Caulfield, Allan John Skillman, Antony John Penton 2020-07-07
10552160 Handling stalling event for multiple thread pipeline, and triggering action based on information access delay Ian Michael Caulfield, Chiloda Ashan Senerath Pathirane 2020-02-04
10521368 Arbitration of requests requiring a variable number of resources Ian Michael Caulfield, Chris Abernathy 2019-12-31
10503506 Apparatus and method for accessing data in a cache in response to an unaligned load instruction 2019-12-10
10503512 Context sensitive barriers with an implicit access ordering constraint for a victim context Simon John Craske, Alexander Alfred Hornung, Kauser Yakub Johar 2019-12-10
10402203 Determining a predicted behaviour for processing of instructions Simon John Craske, Ian Michael Caulfield, Peter Richard Greenhalgh, Allan John Skillman, Antony John Penton 2019-09-03
10310735 Data storage Cedric Denis Robert Airaud, Ian Michael Caulfield, Thomas Edward Roberts 2019-06-04
10083126 Apparatus and method for avoiding conflicting entries in a storage structure Richard Bryant, Lilian Atieno Hutchins, Sujat Jamil 2018-09-25
9952871 Controlling execution of instructions for a processing pipeline having first out-of order execution circuitry and second execution circuitry Ian Michael Caulfield, Peter Richard Greenhalgh, Simon John Craske, Allan John Skillman, Antony John Penton 2018-04-24
9213547 Processor and method for processing instructions using at least one processing pipeline Ian Michael Caulfield, Peter Richard Greenhalgh 2015-12-15 $3,488,000