Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › United states graphics processor techniques with split between workload distribution control data on shared control bus and corresponding graphics data on memory interfaces

United states graphics processor techniques with split between workload distribution control data on shared control bus and corresponding graphics data on memory interfaces

US Patent 11847489 · Granted Dec 19, 2023

Estimated economic value: $278,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hint for scheduling graphics ray tracing work2025
Allocation of primitives to primitive blocks2025
Scalable system on a chip2025
Full die and partial die tape outs from common design2025
Task assembly for SIMD processing using characteristics of computation instance 2025
Parse techniques for graphics workload distribution2025
Node encoding for spatially-organized ray tracing acceleration data structure2025
Node encoding for spatially-organized ray tracing acceleration data structure2025
Kickslot manager circuitry for graphics processors2025
Kickslot manager circuitry for graphics processors2025
Cache control to preserve register data2024
Task execution in a SIMD processing unit with parallel groups of processing lane2024