Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlling execution of instructions for a processing pipeline having first out-of order execution circuitry and second execution circuitry

Controlling execution of instructions for a processing pipeline having first out-of order execution circuitry and second execution circuitry

US Patent 9952871 · Granted Apr 24, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache prefetching2025
Error correction code2025
Lookup circuitry for secure and non-secure storage2025
Controlling use of data determined by a resolve-pending speculative operation2024
Controlling use of data determined by a resolve-pending speculative operation2024
Control of bulk memory instructions2024
Apparatus and method for detecting errors in a memory device2024
Apparatus and method2024
Tiled processor communication fabric2024
United states graphics processor techniques with split between workload distribu2023
Apparatus and method for predicting source operand values and optimized processi2023
Apparatus and method for predicting source operand values and optimized processi2023