| 8766362 |
Shallow trench isolation for SOI structures combining sidewall spacer and bottom liner |
Konstantin V. Loiko, Toni D. Van Gompel, Michael D. Turner, Brian A. Winstead, Mark D. Hall |
2014-07-01 |
| 8513066 |
Method of making an inverted-T channel transistor |
Leo Mathew |
2013-08-20 |
| 8236638 |
Shallow trench isolation for SOI structures combining sidewall spacer and bottom liner |
Konstantin V. Loiko, Toni D. Van Gompel, Michael D. Turner, Brian A. Winstead, Mark D. Hall |
2012-08-07 |
| 7998822 |
Semiconductor fabrication process including silicide stringer removal processing |
Dharmesh Jawarani, John R. Alvis, Michael G. Harrison, Leo Mathew, John E. Moore |
2011-08-16 |
| 7939880 |
Split gate non-volatile memory cell |
Sung-Taeg Kang |
2011-05-10 |
| 7829447 |
Semiconductor structure pattern formation |
Leo Mathew, Tab A. Stephens, Tien Ying Luo |
2010-11-09 |
| 7687370 |
Method of forming a semiconductor isolation trench |
Toni D. Van Gompel, John J. Hackenberg, Suresh Venkatesan |
2010-03-30 |
| 7579243 |
Split gate memory cell method |
Sung-Taeg Kang, Robert F. Steimle |
2009-08-25 |
| 7528078 |
Process of forming electronic device including a densified nitride layer adjacent to an opening within a semiconductor layer |
Toni D. Van Gompel, Kuang-Hsin Chen, Laegu Kang, Michael D. Turner |
2009-05-05 |
| 7446006 |
Semiconductor fabrication process including silicide stringer removal processing |
Dharmesh Jawarani, John R. Alvis, Michael G. Harrison, Leo Mathew, John E. Moore |
2008-11-04 |
| 7125805 |
Method of semiconductor fabrication incorporating disposable spacer into elevated source/drain processing |
Jian Chen, Marc Rossow, Yasuhito Shiho |
2006-10-24 |
| 6951783 |
Confined spacers for double gate transistor semiconductor fabrication process |
Leo Mathew, Bich-Yen Nguyen, Tab A. Stephens, Anne Vandooren |
2005-10-04 |