| 10409763 |
Apparatus and method for efficiently implementing a processor pipeline |
Patrick P. Lai, Ethan Schuchman, David Keppel, Denis M. Khartikov, Polychronis Xekalakis +7 more |
2019-09-10 |
| 10157063 |
Instruction and logic for optimization level aware branch prediction |
Polychronis Xekalakis, Pedro Marcuello, Alejandro Vicente Martinez, Christos E. Kotselidis, Grigorios Magklis +13 more |
2018-12-18 |
| 10013326 |
Propagating a prefetching profile bit from a prefetch queue to a data cache to indicate that a line was prefetched in response to an instruction within a code region |
Raul Martinez, Enric Gibert Codina, Pedro Lopez, Marti Torrents Lapuerta, Polychronis Xekalakis +14 more |
2018-07-03 |
| 9870209 |
Instruction and logic for reducing data cache evictions in an out-of-order processor |
John H. Kelm, Mirem Hyuseinova |
2018-01-16 |
| 9811341 |
Managed instruction cache prefetching |
Kyriakos A. Stavrou, Enric Gibert Codina, Josep M. Codina, Crispin Gomez Requena, Antonio Gonzalez +13 more |
2017-11-07 |
| 9374542 |
Image signal processor with a block checking circuit |
Kyriakos A. Stavrou, Pedro Marcuello, Grigorios Magklis, Javier Carretero Casado, Juan Fernandez +2 more |
2016-06-21 |
| 9280474 |
Adaptive data prefetching |
Pedro Lopez, Mirem Hyuseinova, Fernando Latorre, Steffen Kosinski, Ralf Goettsche +1 more |
2016-03-08 |
| 9158705 |
Stride-based translation lookaside buffer (TLB) prefetching with adaptive offset |
Jaroslaw Topp, Pedro Lopez, Fernando Latorre, Thang Vu |
2015-10-13 |