| 11914440 |
Protocol level control for system on a chip (SoC) agent reset and power management |
Shailendra Desai, Amit Jain, Jaymin Patel |
2024-02-27 |
| 11640362 |
Procedures for improving efficiency of an interconnect fabric on a system on chip |
Shailendra Desai, Robert Totte, Juan Sierra, Parimal Gaikwad, Amit Jain |
2023-05-02 |
| 11340671 |
Protocol level control for system on a chip (SOC) agent reset and power management |
Shailendra Desai, Amit Jain, Jaymin Patel |
2022-05-24 |
| 11003604 |
Procedures for improving efficiency of an interconnect fabric on a system on chip |
Shailendra Desai, Robert Totte, Juan Sierra, Parimal Gaikwad, Amit Jain |
2021-05-11 |
| 10853282 |
Arbitrating portions of transactions over virtual channels associated with an interconnect |
Shailendra Desai, Amit Jain, Rutul Bhatt |
2020-12-01 |
| 10838891 |
Arbitrating portions of transactions over virtual channels associated with an interconnect |
Shailendra Desai, Amit Jain, Rutul Bhatt |
2020-11-17 |
| 10585825 |
Procedures for implementing source based routing within an interconnect fabric on a system on chip |
Shailendra Desai, Robert Totte, Juan Sierra, Parimal Gaikwad, Amit Jain |
2020-03-10 |
| 7162613 |
Mechanism for processing speculative LL and SC instructions in a pipelined processor |
Tse-Yu Yeh, Po-Yung Chang, Zongjian Chen |
2007-01-09 |
| 7076582 |
Bus precharge during a phase of a clock signal to eliminate idle clock cycle |
James Y. Cho, Joseph B. Rowlands |
2006-07-11 |
| 6877085 |
Mechanism for processing speclative LL and SC instructions in a pipelined processor |
Tse-Yu Yeh, Po-Yung Chang, Zongjian Chen |
2005-04-05 |
| 6816932 |
Bus precharge during a phase of a clock signal to eliminate idle clock cycle |
James Y. Cho, Joseph B. Rowlands |
2004-11-09 |
| 6785152 |
Content addressable memory with power reduction technique |
George Kong Yiu |
2004-08-31 |
| 6646899 |
Content addressable memory with power reduction technique |
George Kong Yiu |
2003-11-11 |
