Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Content addressable memory with power reduction technique

Content addressable memory with power reduction technique

US Patent 6785152 · Granted Aug 31, 2004

Estimated economic value: $11,122,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protocol level control for system on a chip (SoC) agent reset and power manageme2024
Procedures for improving efficiency of an interconnect fabric on a system on chi2023
Protocol level control for system on a chip (SOC) agent reset and power manageme2022
Procedures for improving efficiency of an interconnect fabric on a system on chi2021
Arbitrating portions of transactions over virtual channels associated with an in2020
Arbitrating portions of transactions over virtual channels associated with an in2020
Procedures for implementing source based routing within an interconnect fabric o2020
Cache used both as cache and staging buffer2012
Non-blocking address switch with shallow per agent queues2011
Cache used both as cache and staging buffer2011
Non-blocking address switch with shallow per agent queues2010
Cache used both as cache and staging buffer2009