Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus precharge during a phase of a clock signal to eliminate idle clock cycle

Bus precharge during a phase of a clock signal to eliminate idle clock cycle

US Patent 7076582 · Granted Jul 11, 2006

Estimated economic value: $15,697,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Branch target buffer operation with auxiliary indirect cache2025
Built-in self-test for network on chip fabric2025
Protocol level control for system on a chip (SoC) agent reset and power manageme2024
Procedures for improving efficiency of an interconnect fabric on a system on chi2023
Protocol level control for system on a chip (SOC) agent reset and power manageme2022
Enhanced page locality in network-on-chip (NoC) architectures2021
Procedures for improving efficiency of an interconnect fabric on a system on chi2021
Bandwidth weighting mechanism based network-on-chip (NoC) configuration2021
Arbitrating portions of transactions over virtual channels associated with an in2020
Arbitrating portions of transactions over virtual channels associated with an in2020
Interface virtualization and fast path for Network on Chip2020
Interface virtualization and fast path for network on chip2020