| 11914440 |
Protocol level control for system on a chip (SoC) agent reset and power management |
Mark Pearce, Amit Jain, Jaymin Patel |
2024-02-27 |
| 11640362 |
Procedures for improving efficiency of an interconnect fabric on a system on chip |
Robert Totte, Juan Sierra, Parimal Gaikwad, Amit Jain, Mark Pearce |
2023-05-02 |
| 11340671 |
Protocol level control for system on a chip (SOC) agent reset and power management |
Mark Pearce, Amit Jain, Jaymin Patel |
2022-05-24 |
| 11003604 |
Procedures for improving efficiency of an interconnect fabric on a system on chip |
Robert Totte, Juan Sierra, Parimal Gaikwad, Amit Jain, Mark Pearce |
2021-05-11 |
| 10853282 |
Arbitrating portions of transactions over virtual channels associated with an interconnect |
Mark Pearce, Amit Jain, Rutul Bhatt |
2020-12-01 |
| 10838891 |
Arbitrating portions of transactions over virtual channels associated with an interconnect |
Mark Pearce, Amit Jain, Rutul Bhatt |
2020-11-17 |
| 10585825 |
Procedures for implementing source based routing within an interconnect fabric on a system on chip |
Robert Totte, Juan Sierra, Parimal Gaikwad, Amit Jain, Mark Pearce |
2020-03-10 |
| 9367474 |
Translating cache hints |
Gurjeet S. Saund, Deniz Balkan, James Wang |
2016-06-14 |
| 9176913 |
Coherence switch for I/O traffic |
Timothy J. Millet, Muditha Kanchana |
2015-11-03 |
| 8495257 |
Network direct memory access |
Mark D. Hayter, Dominic Go |
2013-07-23 |
| 7836220 |
Network direct memory access |
Mark D. Hayter, Dominic Go |
2010-11-16 |
| 7320022 |
System on a chip for caching of data packets based on a cache miss/hit and a state of a control signal |
Mark D. Hayter, Daniel W. Dobberpuhl, Kwong-Tak Chui |
2008-01-15 |
| 7287649 |
System on a chip for packet processing |
Mark D. Hayter, Daniel W. Dobberpuhl, Kwong-Tak Chui |
2007-10-30 |
| 7076586 |
Default bus grant to a bus agent |
Joseph B. Rowlands |
2006-07-11 |
| 6957290 |
Fast arbitration scheme for a bus |
Joseph B. Rowlands, David L. Anderson |
2005-10-18 |
