| 11238206 |
Partition wire assignment for routing multi-partition circuit designs |
Satish B. Sivaswamy, Nitin Deshmukh, Garik Mkrtchyan |
2022-02-01 |
| 11106851 |
Serialization in electronic design automation flows |
Paul D. Kundarewich, Mehrdad Eslami Dehkordi, Guenter Stenz, Xiao Dong |
2021-08-31 |
| 11003827 |
Multiprocessing flow and massively multi-threaded flow for multi-die devices |
Paul D. Kundarewich, Mehrdad Eslami Dehkordi, Guenter Stenz, Zhaoxuan Shen, Amish Pandya |
2021-05-11 |
| 10963615 |
Data processing engine (DPE) array routing |
Abhishek Joshi |
2021-03-30 |
| 10891413 |
Incremental initialization by parent and child placer processes in processing a circuit design |
Paul D. Kundarewich, Mehrdad Eslami Dehkordi, Guenter Stenz |
2021-01-12 |
| 10853541 |
Data processing engine (DPE) array global mapping |
Abhishek Joshi, Aditya Chaubal, Sridhar Kirshnamurthy, Xiao Dong |
2020-12-01 |
| 10839121 |
Data processing engine (DPE) array detailed mapping |
Abhishek Joshi |
2020-11-17 |
| 10783295 |
Netlist partitioning for designs targeting a data processing engine array |
Xiao Dong, Abhishek Joshi |
2020-09-22 |
| 10366201 |
Timing closure of circuit designs for integrated circuits |
Aaron Ng, Sridhar Krishnamurthy |
2019-07-30 |
| 10126361 |
Processing of a circuit design for debugging |
Xiaojian Yang, Maogang Wang, Raoul Badaoui |
2018-11-13 |
| 10108773 |
Partitioning circuit designs for implementation within multi-die integrated circuits |
Xiao Dong, Xiaojian Yang |
2018-10-23 |
| 10108769 |
Delay modeling for high fan-out nets within circuit designs |
Yau-Tsun S. Li |
2018-10-23 |
| 9529957 |
Multithreaded scheduling for placement of circuit designs using connectivity and utilization dependencies |
Xiao Dong, Marvin Tom |
2016-12-27 |
| 8972920 |
Re-budgeting connections of a circuit design |
Dinesh D. Gaitonde, Yau-Tsun S. Li |
2015-03-03 |
| 8959474 |
Routing multi-fanout nets |
Garik Mkrtchyan |
2015-02-17 |