Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test access architecture for stacked memory and logic dies

Test access architecture for stacked memory and logic dies

US Patent 9689918 · Granted Jun 27, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Defect diagnosis with dynamic root cause detection2025
Memory built-in self-test with address skipping trim search2025
Method, device, and computer program product for generating test case2025
Active energy-absorbing shock absorber for perforation combined well testing2025
Method, electronic device, and computer program product for backing up data2025
Interest based recommendation system2025
Method, device, and computer program product for testing2025
Content display and clustering system2025
Applying scoring systems using an auto-machine learning classification approach2025
Memory built-in self-test with automated reference trim feedback for memory sens2024
Memory built-in self-test with automated multiple step reference trimming2024
Machine learning-based adjustments in volume diagnosis procedures for determinat2024