Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory built-in self-test with automated multiple step reference trimming

Memory built-in self-test with automated multiple step reference trimming

US Patent 12009044 · Granted Jun 11, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory built-in self-test with address skipping trim search2025
Memory built-in self-test with automated reference trim feedback for memory sens2024
Memory built-in self-test with automated reference trim feedback for memory sens2024
Reference bits test and repair using memory built-in self-test2024
Reconfigurable scan network defect diagnosis2019
Methods, apparatus and system for providing NMOS-only memory cells2017
Test access architecture for stacked memory and logic dies2017
Semiconductor structure including a ferroelectric transistor and method for the 2017
Test access architecture for multi-die circuits2016
Test access architecture for stacked dies2016
Semiconductor structure including a ferroelectric transistor and method for the 2016
Method and apparatus for bit-line sensing gates on an SRAM cell2015