Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for bit-line sensing gates on an SRAM cell

Method and apparatus for bit-line sensing gates on an SRAM cell

US Patent 9224455 · Granted Dec 29, 2015

Estimated economic value: $610,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory built-in self-test with automated reference trim feedback for memory sens2024
Memory built-in self-test with automated multiple step reference trimming2024
Reference bits test and repair using memory built-in self-test2024
Methods, apparatus and system for providing NMOS-only memory cells2017
Semiconductor structure including a ferroelectric transistor and method for the 2017
Semiconductor structure including a ferroelectric transistor and method for the 2017
Semiconductor structure including a ferroelectric transistor and method for the 2016
Semiconductor structure including a ferroelectric transistor and method for the 2016