Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test access architecture for multi-die circuits

Test access architecture for multi-die circuits

US Patent 9389944 · Granted Jul 12, 2016

Estimated economic value: $7,556,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory built-in self-test with address skipping trim search2025
High bandwidth IJTAG through high speed parallel bus2025
Memory built-in self-test with automated reference trim feedback for memory sens2024
Memory built-in self-test with automated multiple step reference trimming2024
Asynchronous interface for transporting test-related data via serial channels2023
Multi-capture at-speed scan test based on a slow clock signal2023
Clock gating and scan clock generation for circuit test2021
Local clock injection and independent capture for circuit test of multiple cores2021
Efficient and flexible network for streaming data in circuits2020
Streaming networks efficiency using data throttling2020
Reconfigurable scan network defect diagnosis2019
Data streaming for testing identical circuit blocks2019