Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Passive devices for integration with three-dimensional memory devices

Passive devices for integration with three-dimensional memory devices

US Patent 9646981 · Granted May 9, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Non-volatile memory with lower current program-verify2025
Stacked column floorplan for NAND2025
Non-volatile memory with loop dependant ramp-up rate2025
Semiconductor wafer configured for single touch-down testing2025
Semiconductor device, debug system, and debug method2025
Low power read method and a memory device capable thereof2025
Data latch programming algorithm for multi-bit-per-cell memory devices2025
Three-dimensional memory array with dual-level peripheral circuits and methods f2025
Non-volatile memory with reduced word line switch area2024
Three-dimensional memory array with dual-level peripheral circuits and methods f2024
Three-dimensional memory device with separated contact regions and methods for f2024