Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory with reduced word line switch area

Non-volatile memory with reduced word line switch area

US Patent 12032837 · Granted Jul 9, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage field effect transistors with different sidewall spacer configurati2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Stacked column floorplan for NAND2025
Field effect transistor with contact via structures that are laterally spaced by2025
Low power read method and a memory device capable thereof2025
Three-dimensional memory array with dual-level peripheral circuits and methods f2025
Transistor circuits including fringeless transistors and method of making the sa2024
Three-dimensional memory array with dual-level peripheral circuits and methods f2024
Three-dimensional memory device with separated contact regions and methods for f2024
Field effect transistors with reduced gate fringe area and method of making the 2024
Transistor circuits including fringeless transistors and method of making the sa2023
Field effect transistors with reduced gate fringe area and method of making the 2023