Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory array with dual-level peripheral circuits and methods for forming the same

Three-dimensional memory array with dual-level peripheral circuits and methods for forming the same

US Patent 12004348 · Granted Jun 4, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Memory device including composite metal oxide semiconductor channels and methods2025
Non-volatile memory with inter-die connection2025
Stacked column floorplan for NAND2025
Three-dimensional memory device with high contact via density and methods of for2025
Three-dimensional memory device with high contact via density and methods of for2025
Bonded assembly including interconnect-level bonding pads and methods of forming2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Three dimensional memory device containing resonant tunneling barrier and high m2025
Low power read method and a memory device capable thereof2025
Three dimensional memory device containing resonant tunneling barrier and high m2025