Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked column floorplan for NAND

Stacked column floorplan for NAND

US Patent 12367931 · Granted Jul 22, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power read method and a memory device capable thereof2025
Three-dimensional memory array with dual-level peripheral circuits and methods f2025
Non-volatile memory with reduced word line switch area2024
Three-dimensional memory array with dual-level peripheral circuits and methods f2024
Three-dimensional memory device with separated contact regions and methods for f2024
Three-dimensional memory device with double-sided stepped surfaces and method of2023
Non-volatile memory with multiple wells for word line switch transistors2022
Bonded three-dimensional memory devices and methods of making the same by replac2022
Bonded assembly with vertical power and control signal connection adjacent to se2021
Three-dimensional memory device containing width-modulated connection strips and2021
Multi-tier three-dimensional memory device containing dielectric well structures2021
Three-dimensional memory device including contact-level bit-line-connection stru2021