Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-tier three-dimensional memory device containing dielectric well structures for contact via structures and methods of forming the same

Multi-tier three-dimensional memory device containing dielectric well structures for contact via structures and methods of forming the same

US Patent 11081443 · Granted Aug 3, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory with inter-die connection2025
Stacked column floorplan for NAND2025
Three-dimensional memory device with high contact via density and methods of for2025
Three-dimensional memory device with high contact via density and methods of for2025
Low power read method and a memory device capable thereof2025
Data latch programming algorithm for multi-bit-per-cell memory devices2025
Three-dimensional memory array with dual-level peripheral circuits and methods f2025
Three-dimensional memory array with dual-level peripheral circuits and methods f2025
Non-volatile memory with reduced word line switch area2024
Three-dimensional memory array with dual-level peripheral circuits and methods f2024
Three-dimensional memory array with dual-level peripheral circuits and methods f2024
Three-dimensional memory device with separated contact regions and methods for f2024