Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data latch programming algorithm for multi-bit-per-cell memory devices

Data latch programming algorithm for multi-bit-per-cell memory devices

US Patent 12230335 · Granted Feb 18, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Non-volatile memory with inter-die connection2025
Non-volatile memory with lower current program-verify2025
Non-volatile memory with loop dependant ramp-up rate2025
Three-dimensional memory device with high contact via density and methods of for2025
Three-dimensional memory device with high contact via density and methods of for2025
Semiconductor wafer configured for single touch-down testing2025
Three-dimensional memory array with dual-level peripheral circuits and methods f2025
Three-dimensional memory array with dual-level peripheral circuits and methods f2024
Non-volatile memory with efficient signal routing2024
Non-volatile memory with three dimensional stacked word line switches2024
Non-volatile memory with efficient word line hook-up2024