Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor wafer configured for single touch-down testing

Semiconductor wafer configured for single touch-down testing

US Patent 12270853 · Granted Apr 8, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Non-volatile memory with lower current program-verify2025
Non-volatile memory with loop dependant ramp-up rate2025
Three-dimensional memory device with separated contact regions2025
Data latch programming algorithm for multi-bit-per-cell memory devices2025
Roller bearing, roller bearing unit, motor, method for manufacturing roller bear2024
Transistor circuits including fringeless transistors and method of making the sa2024
Inner wall and substrate processing apparatus2024