Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi tier three-dimensional memory devices including vertically shared bit lines

Multi tier three-dimensional memory devices including vertically shared bit lines

US Patent 9502471 · Granted Nov 22, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current source for read of programmable resistance memory cells2025
Memory alloy periosteal traction plate2025
Method for programming a memory device to reduce retention error2025
Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional memory device including laterally separated source lines and m2025
Device with embedded high-bandwidth, high-capacity memory using wafer bonding2025
Detector module, detector, and medical device2025
Systems and methods for cache management of a storage device2025
Data sequencing circuit and method2025
Memory device2025
Three-dimensional nor array and method of making the same2025
Solid-state drive with multimode compression and error correction2025