Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory (NVM) and high-K and metal gate integration using gate-last methodology

Non-volatile memory (NVM) and high-K and metal gate integration using gate-last methodology

US Patent 8901632 · Granted Dec 2, 2014

Estimated economic value: $6,126,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered read recovery for improved read window budget in a three dimensional (2025
Nanosheet transistors with reduced source/drain resistance and associated method2025
Method of forming high-voltage transistor with thin gate poly2024
Method of forming high-voltage transistor with thin gate poly2023
Resistance reduction for word lines in memory arrays2023
Method for detecting defect in insulating material2022
Fingered capacitor with low-k and ultra-low-k dielectric layers2022
Memory with read circuit for current-to-voltage slope characteristic-based sensi2022
Embedded non-volatile memory device and fabrication method of the same2020
Fingered capacitor with low-K and ultra-low-K dielectric layers2020
Gated diode having fingers with elevated gates2020
Split-gate flash cell formed on recessed substrate2019