Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resistance reduction for word lines in memory arrays

Resistance reduction for word lines in memory arrays

US Patent 11587874 · Granted Feb 21, 2023

Estimated economic value: $13,703,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration of a memory device for programming memory cells2025
Tracking instruction handling using opcode matching in processor-based devices2025
Staggered read recovery for improved read window budget in a three dimensional (2025
Flash memory chip that modulates its program step voltage as a function of chip 2025
Simultaneous programming of multiple sub-blocks in NAND memory structures2025
Method and apparatus for improving write uniformity in a memory device2025
Cache processes with adaptive dynamic start voltage calculation for memory devic2025
Variable error correction codeword packing to support bit error rate targets2024
Method of forming high-voltage transistor with thin gate poly2024
Flash memory chip that modulates its program step voltage as a function of chip 2024
Service event response tailoring2024
Apparatuses and methods for concurrently accessing multiple partitions of a non-2023