Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staggered read recovery for improved read window budget in a three dimensional (3D) NAND memory array

Staggered read recovery for improved read window budget in a three dimensional (3D) NAND memory array

US Patent 12362002 · Granted Jul 15, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal hybrid charge storage structure for memory2025
Soft read operations with progressive data output2025
Flash memory chip that modulates its program step voltage as a function of chip 2025
Simultaneous programming of multiple sub-blocks in NAND memory structures2025
Method and apparatus for improving write uniformity in a memory device2025
Dynamic program caching2025
Staggered active bitline sensing2025
Cache processes with adaptive dynamic start voltage calculation for memory devic2025
Reducing off-state leakage in semiconductor devices2025
Variable error correction codeword packing to support bit error rate targets2024
Variable error correction codeword packing to support bit error rate targets2024
Persistent data structure to track and manage SSD defects2024