Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test circuit for testing through-silicon-vias in 3D integrated circuits

Test circuit for testing through-silicon-vias in 3D integrated circuits

US Patent 8773157 · Granted Jul 8, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random-access memory (DRAM) on hot compute logic for last-level-cache2025
Partial sum management and reconfigurable systolic flow architectures for in-mem2025
Trench power rail in cell circuits to reduce resistance and related power distri2024
Digital compute in memory2024
Digital compute-in-memory (DCIM) bit cell circuit layouts and DCIM arrays for mu2023
Hybrid metallization interconnects for power distribution and signaling2021
Method of forming gate of semiconductor device and semiconductor device having s2020
Integrated circuits employing a field gate(s) without dielectric layers and/or w2019
Integrating a gate-all-around (GAA) field-effect transistor(s) (FET(S)) and a fi2019
Standard cell circuits employing voltage rails electrically coupled to metal shu2019
Nanowire device with reduced parasitics2018
Selectively recessing trench isolation in three-dimensional (3D) transistors to 2018