Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic random-access memory (DRAM) on hot compute logic for last-level-cache

Dynamic random-access memory (DRAM) on hot compute logic for last-level-cache

US Patent 12513915 · Granted Dec 30, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CMOS integrated humidity sensor with built-in heater2025
Partial sum management and reconfigurable systolic flow architectures for in-mem2025
Integrated circuit assembly with hybrid bonding2025
Integrated circuit (IC) packages employing a capacitor-embedded, redistribution 2025
Trench power rail in cell circuits to reduce resistance and related power distri2024
Hybrid reconstituted substrate for electronic packaging2024
Digital compute in memory2024
Deep trench capacitors in an inter-layer medium on an interconnect layer of an i2024
Trench capacitor assembly for high capacitance density2024
Substrate comprising an inductor and a capacitor located in an encapsulation lay2023
Artificial neural networks with precision weight for artificial intelligence2023
Package comprising stacked filters with a shared substrate cap2023