Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partial sum management and reconfigurable systolic flow architectures for in-memory computation

Partial sum management and reconfigurable systolic flow architectures for in-memory computation

US Patent 12340304 · Granted Jun 24, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random-access memory (DRAM) on hot compute logic for last-level-cache2025
Intelligent encoding method and system, and electronic device2025
Trench power rail in cell circuits to reduce resistance and related power distri2024
Trench power rail in cell circuits to reduce resistance and related power distri2024
Digital compute in memory2024
Digital compute in memory2024
Systems and methods for modifying neural networks for binary processing applicat2023
Compute-in-memory bitcell with capacitively-coupled write operation2023
Compute-in-memory (CIM) bit cell circuits each disposed in an orientation of a c2023
Digital compute-in-memory (DCIM) bit cell circuit layouts and DCIM arrays for mu2023
Digital compute-in-memory (DCIM) bit cell circuit layouts and DCIM arrays for mu2023
Parallel processing of a convolutional layer of a neural network with compute-in2023