Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compute-in-memory (CIM) bit cell circuits each disposed in an orientation of a cim bit cell circuit layout including a read word line (RWL) circuit in a cim bit cell array circuit

Compute-in-memory (CIM) bit cell circuits each disposed in an orientation of a cim bit cell circuit layout including a read word line (RWL) circuit in a cim bit cell array circuit

US Patent 11626156 · Granted Apr 11, 2023

Estimated economic value: $12,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intelligent encoding method and system, and electronic device2025
Partial sum management and reconfigurable systolic flow architectures for in-mem2025
Method and terminal for identifying barcode2024
Trench power rail in cell circuits to reduce resistance and related power distri2024
Digital compute in memory2024
Systems and methods for modifying neural networks for binary processing applicat2023
Compute-in-memory bitcell with capacitively-coupled write operation2023
Compute-in-memory bitcell with capacitively-coupled write operation2023
Digital compute-in-memory (DCIM) bit cell circuit layouts and DCIM arrays for mu2023
Digital compute-in-memory (DCIM) bit cell circuit layouts and DCIM arrays for mu2023
Parallel processing of a convolutional layer of a neural network with compute-in2023
Performing XNOR equivalent operations by adjusting column thresholds of a comput2023