Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nanowire device with reduced parasitics

Nanowire device with reduced parasitics

US Patent 10157992 · Granted Dec 18, 2018

Estimated economic value: $7,478,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic random-access memory (DRAM) on hot compute logic for last-level-cache2025
SRAM structures2025
Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo2025
Package comprising integrated devices and bridge coupling top sides of integrate2025
Multi-gate device and related methods2025
Device and method of fabricating multigate devices having different channel conf2025
Partial sum management and reconfigurable systolic flow architectures for in-mem2025
Semiconductor structure and method for forming the same2025
Guiding an unmanned aerial vehicle using multi-point guidance2025
Trench power rail in cell circuits to reduce resistance and related power distri2024
Multi-gate device and related methods2024
SRAM structures2024