Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Forming robust solder interconnect structures by reducing effects of seed layer underetching

Forming robust solder interconnect structures by reducing effects of seed layer underetching

US Patent 7767575 · Granted Aug 3, 2010

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photonics chip patterning with multiple photoresist layers2025
Actuator apparatus with light actuated position sensor and secure position verif2025
Bonding structure using two oxide layers with different stress levels, and relat2025
Actuator apparatus with light actuated position sensor and secure position verif2024
Multi-layered substrates of semiconductor devices2022
Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Fiber alignment to photonics chip2019
Multilayer pillar for reduced stress interconnect and method of making same2019
Multilayer pillar for reduced stress interconnect and method of making same2019
Dicing channels for glass interposers2018