Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for low Vss resistance and reduced DIBL in a floating gate memory cell

Structure and method for low Vss resistance and reduced DIBL in a floating gate memory cell

US Patent 7301193 · Granted Nov 27, 2007

Estimated economic value: $6,734,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bonded assembly containing conductive via structures extending through word line2025
Field effect transistors with reduced gate fringe area and method of making the 2025
X-ray imaging apparatus and positional deviation detection unit for X-ray imagin2025
Three-dimensional memory device containing memory opening monitoring area and me2025
X-direction divided sub-block mode in NAND2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Numerical controller, numerical control machine tool, machining program generati2025
Three-dimensional memory device with separated contact regions2025
Semiconductor wafer configured for single touch-down testing2025
Method of spacer formation with straight sidewall of memory cells2025