Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to reduce power consumption of page buffer circuitry in a non-volatile memory device

Method and apparatus to reduce power consumption of page buffer circuitry in a non-volatile memory device

US Patent 12315573 · Granted May 27, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration of a memory device for programming memory cells2025
Programming operation using cache register release in a memory sub-system2025
Selectively programming retired wordlines of a memory device2025
Hybrid parallel programming of single-level cell memory2025
Tracking RC time constant by wordline in memory devices2025
NAND page buffer based security operations2025
Cross-temperature compensation in a memory sub-system2025
Validating read level voltage in memory devices2025
Split block array for 3D NAND memory2025
Memories for performing successive programming operations2025
Sacrificial strings in a memory device to detect read disturb2025
Shortened single-level cell memory programming2025