Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer

Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer

US Patent 7241696 · Granted Jul 10, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interconnect structure of a semiconductor component and methods for producing th2025
Redundant bottom pad and sacrificial via contact for process induced RRAM formin2025
Top contact on resistive random access memory2025
MRAM structure with a T-shaped ferromagnetic layer2025
Back-end-of-line thin film resistor2025
MRAM bottom electrode contact with taper profile2025
Top via interconnect with airgap2025
Process-induced forming of oxide RRAM2025
MRAM device with octagon profile2025
Dual-damascene fav interconnects with dielectric plug2025
Top via containing random-access memory cross-bar array2025
Magneto-resistive random access memory with hemispherical top electrode2025