Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parametric testing for high pin count ASIC

Parametric testing for high pin count ASIC

US Patent 7010733 · Granted Mar 7, 2006

Estimated economic value: $6,870,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software development observability platform2025
Dense register array for enabling scan out observation of both L1 and L2 latches2013
Method and apparatus for increased effectiveness of delay and transition fault t2013
Method to test hold path faults using functional clocking2012
System and method for automatically generating test patterns for at-speed struct2012
Hold transition fault model and test generation method2012
Partial good integrated circuit and method of testing same2009
Partial good integrated circuit and method of testing same2007
Method and circuit using boundary scan cells for design library analysis2007
Testing and repair methodology for memories having redundancy2007
Method for optimizing a set of scan diagnostic patterns2006
Method and apparatus for reduced pin count package connection verification2005