Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing and repair methodology for memories having redundancy

Testing and repair methodology for memories having redundancy

US Patent 7222274 · Granted May 22, 2007

Estimated economic value: $11,321,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software development observability platform2025
LSSD-compatible edge-triggered shift register latch2009
Method for testing embedded DRAM arrays2007
Method for testing embedded DRAM arrays2006
Parametric testing for high pin count ASIC2006
Method and apparatus for reduced pin count package connection verification2005
Automated multi-device test process and system2005
Self-timed and self-tested fuse blow2004
Method and apparatus for reduced pin count package connection verification2004
Reduced-pin integrated circuit I/O test2002
Low power LSSD flip flops and a flushable single clock splitter for flip flops2001
Method and apparatus for testing the data output system of a memory system1998