Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing embedded DRAM arrays

Method for testing embedded DRAM arrays

US Patent 7237165 · Granted Jun 26, 2007

Estimated economic value: $10,209,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for cooling components arranged within an enclosure2025
Robust and error free physical unclonable function using twin-cell charge trap t2019
Integrated circuit (IC) design analysis and feature extraction2017
Methods and apparatus for margin testing integrated circuits using asynchronousl2014
Test structure and methodology for three-dimensional semiconductor structures2014
Microcontroller for logic built-in self test (LBIST)2013
Test structure and methodology for three-dimensional semiconductor structures2012
Microcontroller for logic built-in self test (LBIST)2012
Reference level generation with offset compensation for sense amplifier2012
System and method for providing DRAM device-level repair via address remappings 2011
Diagnostic method and apparatus for non-destructively observing latch data2011
Method of laying out integrated circuit design based on known polysilicon perime2011