| 10468104 |
Robust and error free physical unclonable function using twin-cell charge trap transistor memory |
Darren L. Anand |
2019-11-05 |
| 7478291 |
Memory array repair where repair logic cannot operate at same operating condition as array |
— |
2009-01-13 |
| 7395465 |
Memory array repair where repair logic cannot operate at same operating condition as array |
— |
2008-07-01 |
| 7383475 |
Design structure for memory array repair where repair logic cannot operate at same operating condition as array |
— |
2008-06-03 |
| 7237165 |
Method for testing embedded DRAM arrays |
Laura S. Chadwick, Jeffrey H. Dreibelbis, Erik A. Nelson, Thomas E. Obremski, Toshiharu Saitoh +1 more |
2007-06-26 |
| 7103814 |
Testing logic and embedded memory in parallel |
Brian R. Kessler, Erik A. Nelson, Thomas E. Obremski, Donald L. Wheater |
2006-09-05 |
| 7073100 |
Method for testing embedded DRAM arrays |
Laura S. Chadwick, Jeffrey H. Dreibelbis, Erik A. Nelson, Thomas E. Obremski, Toshiharu Saitoh +1 more |
2006-07-04 |
| 6658604 |
Method for testing and guaranteeing that skew between two signals meets predetermined criteria |
David P. Monty, Erik A. Nelson, Alan D. Norris, Steven W. Tomashot, David Chapman +1 more |
2003-12-02 |
