Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test structure and methodology for three-dimensional semiconductor structures

Test structure and methodology for three-dimensional semiconductor structures

US Patent 8729549 · Granted May 20, 2014

Estimated economic value: $10,035,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Assembly including plural through wafer vias, method of cooling the assembly and2024
Assembly including plural through wafer vias, method of cooling the assembly and2020
Assembly including plural through wafer vias, method of cooling the assembly and2020
Composing music using foresight and planning2018
Assembly including plural through wafer vias, method of cooling the assembly and2018
Assembly including plural through wafer vias, method of cooling the assembly and2018
Composing music using foresight and planning2017
System and method of masking electromagnetic interference (EMI) emissions of a c2016
Auto-compensating temperature valve controller for electro-rheological fluid mic2016
Reactive metal optical security device and methods of fabrication and use2016
Reducing repeater power2016
Auto-compensating temperature valve controller for electro-rheological fluid mic2016