Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reduced pin count package connection verification

Method and apparatus for reduced pin count package connection verification

US Patent 6724210 · Granted Apr 20, 2004

Estimated economic value: $6,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software development observability platform2025
Test structure and methodology for three-dimensional semiconductor structures2014
Microcontroller for logic built-in self test (LBIST)2013
Test structure and methodology for three-dimensional semiconductor structures2012
Microcontroller for logic built-in self test (LBIST)2012
Diagnostic method and apparatus for non-destructively observing latch data2011
Structure for system for and method of performing high speed memory diagnostics 2011
System and method for performing high speed memory diagnostics via built-in-self2009
Microcontroller for logic built-in self test (LBIST)2009
Diagnostic method and apparatus for non-destructively observing latch data2008
Arrangement for testing semiconductor chips while incorporated on a semiconducto2008
Arrangement for testing semiconductor chips while incorporated on a semiconducto2008