Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrangement for testing semiconductor chips while incorporated on a semiconductor wafer

Arrangement for testing semiconductor chips while incorporated on a semiconductor wafer

US Patent 7381986 · Granted Jun 3, 2008

Estimated economic value: $7,325,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for diagnosing failure locations in electronic circuits2018
Method and apparatus for efficient hierarchical chip testing and diagnostics wit2016
Method and system for providing efficient on-product clock generation for domain2014
Test structure and methodology for three-dimensional semiconductor structures2014
Method and apparatus for automated extraction of a design for test boundary mode2014
Method and device for selectively adding timing margin in an integrated circuit2013
Test path selection and test program generation for performance testing integrat2013
Method and device for selectively adding timing margin in an integrated circuit2013
Disposition of integrated circuits using performance sort ring oscillator and pe2013
Method and device for selectively adding timing margin in an integrated circuit2013
Method and system for reducing switching activity during scan-load operations2013
Dense register array for enabling scan out observation of both L1 and L2 latches2013