Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for automated extraction of a design for test boundary model from embedded IP cores for hierarchical and three-dimensional interconnect test

Method and apparatus for automated extraction of a design for test boundary model from embedded IP cores for hierarchical and three-dimensional interconnect test

US Patent 8732632 · Granted May 20, 2014

Estimated economic value: $5,053,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physical awareness of test-point sharing in a circuit design2025
Systems and methods for reducing test point power consumption in a circuit desig2025
Clock-based test-point flop sharing in a circuit design2025
Locking mechanism and core wrapping for IP core2025
IC chip with IC design modification detection2025
3D stacked die testing structure2024
Test-point flop sharing with improved testability in a circuit design2024
IC chip test engine2022
IP block scan chain construction2022
Removal and re-application board for hair extensions and process2021
Method to improve testability using 2-dimensional exclusive or (XOR) grids2021
Compacting test patterns for IJTAG test2020